Reducing the overall cache miss rate using different cache sizes for Heterogeneous Multi-core Processors | IEEE Conference Publication | IEEE Xplore