Latency-driven Optimization of Switching Pipeline Design in Network Chips | IEEE Conference Publication | IEEE Xplore