Power proportional adder design for Internet of Things in a 65 nm process | IEEE Conference Publication | IEEE Xplore