A new approach for partitioning VLSI circuits on transistor level | IEEE Conference Publication | IEEE Xplore