Exploring optimal back bias voltages for ultra low voltage CMOS digital Circuits in 22 nm FDSOI Technology | IEEE Conference Publication | IEEE Xplore