A level shifter circuit design by using input/output voltage monitoring technique for ultra-low voltage digital CMOS LSIs | IEEE Conference Publication | IEEE Xplore