FPGA based implementation of high speed tunable notch filter using pipelining and unfolding | IEEE Conference Publication | IEEE Xplore