Low power FIR filter FPGA implementation based on distributed arithmetic and residue number system | IEEE Conference Publication | IEEE Xplore