First-order performance prediction of cache memory with wafer-level 3D integration | IEEE Journals & Magazine | IEEE Xplore