A novel methodology for transistor-level power estimation [CMOS circuits] | IEEE Conference Publication | IEEE Xplore