Adopting multi-valued logic for reduced pin-count testing | IEEE Conference Publication | IEEE Xplore