Concise Memory Organization for a Customizable Hardware Design of a Quantum Coprocessor | IEEE Conference Publication | IEEE Xplore