A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor | IEEE Conference Publication | IEEE Xplore