Design of synchronous pipeline digital systems operating in double-edge of the clock | IEEE Conference Publication | IEEE Xplore