A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V- Read-Port, and Offset Cell VDD Biasing Techniques | IEEE Journals & Magazine | IEEE Xplore