A subpicosecond jitter PLL for clock generation in 0.12-μm digital CMOS | IEEE Journals & Magazine | IEEE Xplore