A yield-driven regular layout synthesis | IEEE Conference Publication | IEEE Xplore