Eung S. Shin
ABSTRACT
In this paper, we introduce a Round-robin Arbiter Generator (RAG) tool. The RAG tool can generate a design for a Bus Arbiter (BA). The BA is able to handle the exact number of bus masters for both on-chip and off-chip buses. RAG can also generate a distributed and parallel hierarchical Switch Arbiter (SA). The first contribution of this paper is the automated generation of a round-robin token passing BA to reduce time spent on arbiter design. The generated arbiter is fair, fast, and has a low and predictable worst-case wait time. The second contribution of this paper is the design and integration of a distributed fast arbiter, e.g., for a terabit switch, based on 2x2 and 4x4 switch arbiters (SAs). Using a .25µ TSMC standard cell library from LEDA Systems [10, 14], we show the arbitration time of a 256x256 SA for a terabit switch and demonstrate that the SA generated by RAG meets the time constraint to achieve approximately six terabits of throughput in a typical network switch design. Furthermore, our generated SA performs better than the Ping-Pong Arbiter and Programmable Priority Encoder by a factor of 1.9X and 2.4X, respectively.
- W. J. Dally and B. Towels, "Route, Packets, Not Wires: On-Chip Interconnection Networks," Proceedings of IEEE Design Automation Conference, 2001, pp. 684--689. Google Scholar
Digital Library
- F. A. Tobagi, "Fast Packet Switch Architecture for Broadband Integrated Services Digital Networks," Proceedings of IEEE, January 1990, pp. 133--167.Google Scholar
- N. Mckeown, P. Varaiya, and J. Warland, "The iSLIP Scheduling Algorithm for Input-Queued Switch," IEEE Transaction on Networks, 1999, pp. 188--201. Google ScholarDigital Library
- H. J. Chao and J. S. Park, "Centralized Contention Resolution Schemes for a Larger-capacity Optical ATM Switch," Proceedings of IEEE ATM Workshop, 1998, pp. 11--16.Google Scholar
- H. J. Chao, C. H. Lam, and X. Guo, "A Fast Arbitration Scheme for Terabit Packet Switches," Proceedings of IEEE Global Telecommunications Conference, 1999, pp. 1236--1243.Google Scholar
- Y. Tamir and H-C. Chi, "High Performance Multi-queue Buffers for VLSI Communications Switches," IEEE Transaction on Communications, 1987, pp. 1347--1356.Google Scholar
- Synopsys, Design Compiler, Available HTTP: http://www.synopsys. com/products/logic/design_comp_cs.html.Google Scholar
- P. Gupta and N. Mckeown, "Designing and Implementing a Fast Crossbar Scheduler," IEEE Micro, 1999, pp. 20--28. Google ScholarDigital Library
- P. Rigby, "Mindspeed unveils terabit switch chip," Network World Fusion Newsletter, 12/12/01, Available HTTP: http:// www. nwfusion.com/newsletters/optical/2001/01142734.html.Google Scholar
- TSMC, "IP Services," Available HTTP: <http://www.tsmc.com/> design/ip.html.Google Scholar
- PetaSwitch Product, Available HTTP: <http://www.peta->switch.com.Google Scholar
- A. Silberschatz, P. Galvin, G. Gagne, Applied Operation System Concepts, NY: John Willey and Sons, Inc., 2000. Google ScholarDigital Library
- E. S. Shin, V. J. Mooney III, G. F. Riley, "Round-robin Arbiter Design and Generation," Georgia Institute of Technology, Atlanta, GA, Technical Report GIT-CC-02-38, 2002, Available HTTP: http://www.cc.gatech.edu/tech_reports.Google Scholar
- LEDA Systems, Available HTTP: <http://www.ledasys.com>.Google Scholar
- W. Stallings, Data and Computer Communications, Fifth Edition, NJ: Prentice Hall, 1997. Google ScholarDigital Library
- Mindspeed, Available HTTP: http://mindspeed.com.Google Scholar
Index Terms
- Round-robin arbiter design and generation
Recommendations
Ping-lock round robin arbiter
Arbiter is the core element in shared-resources systems such as in network-on-chip (NoC), conventional interconnection buses and computer network switch schedulers. Arbiters are located in the critical path delay (CPD) of these systems, that ...
Design and implementation of a reconfigurable arbiter
SSIP'07: Proceedings of the 7th WSEAS International Conference on Signal, Speech and Image ProcessingThe SOC design paradigm relies on well-defined interfaces and reuse of intellectual property (IP). Because more and more IPs are integrated into the design platform, the amount of communication between the IPs is on the increase and becomes the source ...
Automated bus generation for multiprocessor SoC design
The performance of a multiprocessor system heavily depends upon the efficiency of its bus architecture. This paper presents a methodology to generate a custom bus system for a multiprocessor system-on-a-chip (SoC). Our bus-synthesis tool, which we call ...
Comments