A 12.5Gb/s CMOS BER test using a jitter-tolerant parallel CDR | IEEE Conference Publication | IEEE Xplore