Low voltage test in place of fast clock in DDSI delay test | IEEE Conference Publication | IEEE Xplore