A robust digital delay line architecture in a 0.13 /spl mu/m CMOS technology node for reduced design and process sensitivities | IEEE Conference Publication | IEEE Xplore