Design of low power two bit magnitude comparator using adiabatic logic | IEEE Conference Publication | IEEE Xplore