A low jitter PLL design using active loop filter and low-dropout regulator for supply regulation | IEEE Conference Publication | IEEE Xplore