Low Power Logic Obfuscation Through System Level Clock Gating | IEEE Conference Publication | IEEE Xplore