Design of Charge Pump for Low Power, Wide Range PLL in 65nm CMOS Technology | IEEE Conference Publication | IEEE Xplore