A side-channel resistant implementation of AES combining clock randomization with duplication | IEEE Conference Publication | IEEE Xplore