A temperature and process compensation circuit for resistive-based in-memory computing arrays | IEEE Conference Publication | IEEE Xplore