A Low-Voltage Split Memory Architecture for Binary Neural Networks | IEEE Conference Publication | IEEE Xplore