High Throughput/Gate FN-Based Hardware Architectures for AES-OTR | IEEE Conference Publication | IEEE Xplore