High speed low power architecture for memory management in a Viterbi decoder | IEEE Conference Publication | IEEE Xplore