A High Speed Parallel Timing Recovery Algorithm and Its FPGA Implementation | IEEE Conference Publication | IEEE Xplore