Design of SRD-F-PLL system with consideration of low-pass filter for high dynamic performance during voltage disturbance | IEEE Conference Publication | IEEE Xplore