Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA

Model-Architecture Co-Design for High Performance Temporal GNN Inference on FPGA | IEEE Conference Publication | IEEE Xplore