Balancing Interconnect Resistance and Capacitance at the Advanced Technology Nodes based on Full Chip Analysis | IEEE Conference Publication | IEEE Xplore