Zeroth and higher-order logic with content addressable memories | IEEE Conference Publication | IEEE Xplore