Advanced device performance impact by wafer level 3D stacked architecture | IEEE Conference Publication | IEEE Xplore