A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors

A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors | IEEE Conference Publication | IEEE Xplore