A VLSI architecture for cellular automata based parallel data compression | IEEE Conference Publication | IEEE Xplore