HARNS: High-level Architectural Model of RRAM based Computing-in-memory NPU | IEEE Conference Publication | IEEE Xplore