Analysis of the area efficient transmission gate power clamp in 65nm CMOS process | IEEE Conference Publication | IEEE Xplore