VLSI Implementation of Multiplier and Adder Circuits with Vedic Algorithm Computation | IEEE Conference Publication | IEEE Xplore