A method for a priori implementation effort estimation for hardware design | IEEE Conference Publication | IEEE Xplore