Symbolic pole and zero estimation for circuit design | IEEE Conference Publication | IEEE Xplore