HLS Implementation of a Building Cube Stencil Computation Framework for an FPGA Accelerator | IEEE Conference Publication | IEEE Xplore