Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation

Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation | IEEE Conference Publication | IEEE Xplore