An Area-Efficient Scannable In Situ Timing Error Detection Technique Featuring Low Test Overhead for Resilient Circuits | IEEE Conference Publication | IEEE Xplore