Avaneendra Gupta
John P. Hayes
- 1.E Barth, Logic Based 0-1 Constraint Programming, Kluwer, Boston, 1995. Google Scholar
Digital Library
- 2.Cadence Design Systems, Inc., Virtuoso Layout Synthesizer Tutorial and Reference, 1992-94.Google Scholar
- 3.S. Chakravarty, X. He, nd S. S. Ravi, "Minimum area layout of series-parallel transistor networks is NP-hard," IEEE Trans. on CAD, vol. 10, no. 6, pp. 770-782, June 1991.Google Scholar
- 4.C. C. Chen and S. L. Chow, "The Layout Synthesizer: An Automatic Netlist-to-Layout System," Proc. 26th Design Automation Conf., pp. 232-238, June 1989. Google ScholarDigital Library
- 5.R. Fourer, D. M Gay, and B. W. Kemighan, AMPL: A Modeling Language for Mathematical Programming, Duxbury Press/Wadsworth Publishing, Belmont, CA,1993.Google Scholar
- 6.A. Gupta, S-C. The, and J. E Hayes, "XPRESS: A Cell Layout Generator with Integrated Transistor Folding" Proc. European Design & Test Conf., pp. 393-400, March 1996. Google ScholarDigital Library
- 7.A. Gupta and J. E Hayes, "CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells" Proc. 34th Design Automation Conf., pp. 452-455, June 1997. Google ScholarDigital Library
- 8.T.W. Her, and D. E Wong, "Cell Area Minimization by Transistor Folding" Proc. European Design Automation Conf., pp. 172-177, 1993.Google Scholar
- 9.D.D. Hill, "Sc2: A Hybrid Automatic Layout System" Proc. int'l Conf. on CAD, pp. 172-174, Nov. 1985.Google Scholar
- 10.Y-C Hsieh, et al., "LIB: A CMOS Cell Compiler," IEEE Trans. on CAD, vol. 10, pp. 994-1005, Aug. 199 I. Google ScholarDigital Library
- 11.C-Y Hwang, et al., "An Efficient Layout Style for Two-metal CMOS Leaf Cells and its Automatic Synthesis" IEEE Trans. on CAD, vol. 12, pp. 410-424, March 1993.Google ScholarDigital Library
- 12.E. Malavasi and D. Pandini, "Optimum CMOS Stack Generation with Analog Constraints" IEEE Trans. on CAD, vol. 14, pp. 107-122, Jan. 1995. Google ScholarDigital Library
- 13.R. L. Maziasz and J. P. Hayes, Layout Minimization of CMOS Cells, Kluwer, Boston, 1992.Google ScholarCross Ref
- 14.C.L. Ong, J.T. Li, and C.Y. Lo, "GENAC: An Automatic Cell Synthesis Tool,' Proc. 26th Design Automation Conf., pp. 239-244, June 1989. Google ScholarDigital Library
- 15.J-.M. Shyu, A. Sangiovanni-Vincentelli, J. P. Fishbum, and A. E. Dunlop, "Optimization-based Transistor Sizing" IEEE J. of Solid-State Circuits, vol. 23, pp. 400-409, Apr. 1988.Google ScholarCross Ref
- 16.K. Tani, et al., "Two-Dimensional Layout Synthesis for Large-Scale CMOS Circuits" Proc. Int'l Conf. on CAD, pp. 490-493, Nov. 199 I.Google Scholar
Index Terms
- Optimal 2-D cell layout with integrated transistor folding
Recommendations
An efficient transistor folding algorithm for row-based CMOS layout design
DAC '97: Proceedings of the 34th annual Design Automation ConferenceIn timing-driven layout synthesis, transistor sizes tend to besignificantly different from each other and thus the use of conventionallayout approaches can cause inefficient area utilization.We propose an efficient algorithm to find the ...
Optimal transistor sizing for maximum yield in variation-aware standard cell design
Process variability, in addition to wide temperature and supply voltage variation ranges, severely degrades the fabrication outcome yield of digital cells as for the fulfillment of performance specification bounds. This paper presents the application of ...
Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis
2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)The three major tasks in standard cell layout synthesis are transistor folding, transistor placement, and in-cell routing, which are tightly inter-related, but generally performed one at a time to reduce the extremely high complexity of design space. In ...
Comments