A model of VLSI interconnect test based on boundary scan | IEEE Conference Publication | IEEE Xplore