Design of speed and power efficient multipliers using vedic mathematics with VLSI implementation | IEEE Conference Publication | IEEE Xplore