Leakage current optimization in 9T SRAM bit-cell with sleep transistor at 45nm CMOS technology | IEEE Conference Publication | IEEE Xplore